Abstract-In many applications, offset of the OP-AMPs should be canceled to high accuracy be accomplished. In this work, an asymmetrical differential input circuit with active DC offset rejection circuit was implemented to minimize the systematic offset of the amplifier. The proposed OP-AMPs show that the systematic offset voltages is less than 80 µV.
INTRODUCTION
The CMOS Op-Amp is an important building block of linear and switched-capacitor circuits. However, mismatch of the devices causes an offset voltage, which limits the highprecision application. Commonly, the offset sources of OPAMPs are categorized as systematic offset and random offset. The systematic offset happens because of the channel length modulation of transistors and the value of the offset voltages are the functions of the input and output common mode voltages [1, 2, 3] . For example, in the formal OP-AMPs, the channel length modulation of transistor shows the systematic offset. However, the channel length modulation is unimportant, with no feedback, the output common mode voltage ever shows the fixed voltage level and doesn't follow the change of the input common mode voltage level. This difference between the input and output common mode level shows very small systematic offset voltages. The systematic offset can be minimized by controlling bias current of input stage to sustain the input and output common mode in same level.
The general method of offset cancelation of OP-AMPs is the feedback-capacitor circuit as shown in Fig.1 [7] . At first, as the switch 1 and 2 are turned on, the offset voltage is stored in C offset. Then the offset of V OUT is omitted when the switch 1 and 2 are turned off and the switch 3 and 4 are turned on. But this circuit has some disadvantages of large capacitor, and many CMOS switches which is the source of the switching error. In this work, a continuous time asymmetrical differential input circuit with common mode feedback circuit which can minimize the offset of OP-AMPs is presented. figure 3 . The first stage is the combination of M 9 -M 12 and current sources M 14 -M 17 [10, 8] . The second stage is the combination of M 14 -M 19 . Long channel NMOS transistors are used for input stage to minimize the differential pair nonlinearity and to insert more input voltage swing. They also minimize the V bias caused by the transistor mismatch among M 9 -M 12 . The common-mode level of the input and the output could be detected and amplified by the DC offset rejection circuit, and changed to the feedback signal for current sinks of the amplifier. This is a negative feedback network.
By adjusting the current of the current sinks, the input and the output common-mode voltage would be maintained in same level to minimize the systematic offset. The difference between input and output common-mode level will be amplified. In the proposed circuit, the sum of drain currents, I M5 
